

DOCUMENT-IDENTIFIER: US 6151684 A

TITLE: High availability access to input/output devices
in a distributed system

BSPR:

Thus, it can be seen that there is a need to define a way in which access to devices can be transparently recovered, that is, rebuilding the internal system software framework to allow some other node in the cluster to assume the role of the controlling entity for the device in such a way that users and applications are not aware that a failure occurred. This has many implications. For instance, the device's state must be preserved so it looks exactly the same as it did, before the failure. The device driver on the new controlling node must have the same state information and be able to process requests in the same manner as the device driver on the failed node. The way in which the user accesses the device must remain exactly the same although the user's requests now have to go to a different node in the cluster. Any requests in transit or on the device at the time of the failure must be analyzed and replayed if necessary. All this and more needs to take place transparently. The combination of the SAN-based system architecture and an SSI distributed operating system provides the basic framework on which a solution for high availability access to I/O devices can be built.

CCOR:

714/4

DOCUMENT-IDENTIFIER: US 4164017 A															
TITLE: Computer systems															
DEPR:															
States 51 to 59 perform the reverse operation and are used to restore values of variables which have been modified in the recovery block after failure of an acceptance test. State 51 preserves the value of the current recovery level															
register E in the internal register CO. States 54 to 57 form a loop which scans the top region of the cache store. For each word in the top region of the cache store, states 56 and 57 read the main store address of a variable, its prior value and its prior recovery level into registers A, H and E respectively and write the prior value and recovery level into the main store and level store respectively. State 58 adjusts the pointer to the top of the cache stack (stored in register CP). State 59 restores the value of the current recovery level into the register E.															
34	<input type="checkbox"/>	US 4037739	19890606	12	Telemetry data processor	710/100	370/438	712/17	McGill, David C. et al.	R	C	C	C	C	C
35	<input type="checkbox"/>	US 4729092	19880301	6	Two store data storage apparatus having simultaneous load and verify of a device memory	711/213			Lupton, John	R	C	C	C	C	
36	<input type="checkbox"/>	US 4511967	19850416	50	Simultaneous load and verify of a device memory	710/1			Witalka, Jerome	R	C	C	C	C	
37	<input type="checkbox"/>	US 4459658	19840710	9	Technique for enabling operation of	714/6			Gabbe, John D. et al.	R	C	C	C	C	
38	<input type="checkbox"/>	US 4164017	19790807	18	Computer systems	714/15			Randall, Brian et al.	R	D	B	D	D	
39	<input checked="" type="checkbox"/>	US 4033715	19770705		Heat processing system	432/4	432/121	432/124	Beck, Jacob Howard	R	C	C	C	C	
40	<input checked="" type="checkbox"/>	US 3657928	19720425		ANGULAR VELOCITY AND ACCELERATION MEASUREMENT	73/514.39	252/299.7	73/514	Melamed, Louis	R	C	C	C	C	

- Drafts
- Pending
- Active
 - L1: (319) preserv\$3 same (state
 - L2: (1) preserv\$3 same state sa
 - L3: (14) preserv\$3 same state s
 - L4: (154) (preserv\$3 near10 (st
 - LS: (40) (preserv\$3 near10 (sta
- Failed
- (0) detect\$ same (presen\$ or ab
- Saved
- Favorites
- Tagged
- UDC
- Queue
- Trash

DOCUMENT-IDENTIFIER: US 5404483 A
 TITLE: Processor and method for delaying the processing of cache coherency transactions during outstanding cache fills

DEPR:

The backup cache 15 for the CPU 10 is a "write-back" cache, so there are times

when the backup cache 15 contains the only valid copy of a certain block of data, in the entire multi-processor system of FIG. 1. The backup cache 15 (both tag store and data store) is protected by ECC. Check bits are stored when data is written to the cache 15 data RAM or written to the tag RAM, then

these bits are checked against the data when the cache 15 is read, using ECC check circuits 330 and 331 of FIG. 4. When an error is detected by these ECC

check circuits, an Error Transition Mode is entered by the C-box controller 306; the backup cache 15 can't be merely invalidated, since other system nodes

28 may need data owned by the backup cache 15. In this error transition mode,

the data is preserved in the backup cache 15 as much as possible for diagnostics, but operation continues; the object is to move the data for which

this backup cache 15 has the only copy in the system, back out to system memory

12, as quickly as possible, but yet without unnecessarily degrading performance. For blocks (hexawords) not owned by the backup cache 15, references from the memory management unit 25 received by the cache

	U	I	Document	Issue Date	Page	Title	Current	Current	IR Retrieval	Inventor	S	C	P	V	O	E
18	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	US 5448719	19950905	30	Method and apparatus for maintaining and for ordering read and write operations in a cache system	714/5	711/141	711/161	Schultz, Stephen M.	<input checked="" type="checkbox"/>					
19	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	US 5432918	19950711	40	Method and apparatus for preventing access to a cache system	711/156	710/112	711/141	Stamm, Rebecca L.	<input checked="" type="checkbox"/>					
20	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	US 5404483	19950404	41	Processor and method for delaying the processing of cache coherency transactions during outstanding cache fills	711/144	711/108	711/141	Stamm, Rebecca L. et al.	<input checked="" type="checkbox"/>					
21	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	US 5404482	19950404	41	Processor and method for preventing access to a cache system	711/145	711/108		Stamm, Rebecca L. et al.	<input checked="" type="checkbox"/>					
22	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	US 5396436	19950307	17	Wheel balancing apparatus and method	700/279	73/462		Parker, Dan et al.	<input checked="" type="checkbox"/>					
23	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	US 5394529	19950228	58	Branch prediction unit for high-performance data processing system having a bus	712/240			Brown, III, John et al.	<input checked="" type="checkbox"/>					
24	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	US 5379378	19950103	31	Data processing system having a bus	710/105			Peters, Arthur et al.	<input checked="" type="checkbox"/>					

/ No Details

NUM

Ready

